Skip to content
View suti333's full-sized avatar
  • Indian Institute of Technology, Roorkee
  • Kolkata, India
  • 14:53 (UTC +05:30)

Block or report suti333

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
suti333/README.md

Hi there 👋

An image of @suti333's Holopin badges, which is a link to view their full Holopin profile

Pinned Loading

  1. Monte-Carlo-Simulation Monte-Carlo-Simulation Public

    Portfolio Optimization with Monte Carlo Simulations

    Jupyter Notebook

  2. Maze-Rush Maze-Rush Public

    A multi-level action game that allows the player to move a character in a maze, while collecting weapons in an inventory, in order to destroy monsters.

    C# 1

  3. AlgoCommando AlgoCommando Public

    An interactive web application for visualizing basic Data Structures and Algorithms that makes the learning experience more engaging for users. Key features include visualizations of fundamental al…

    CSS 1

  4. llaske/sugarizer-server llaske/sugarizer-server Public

    Sugarizer Server allow deployment of Sugarizer on a local server, for example on a school server.

    JavaScript 44 94

  5. Text-Emotion-Recognition Text-Emotion-Recognition Public

    A Text Emotion Recognition system using advanced transformer models. Explores two architectures: a BERT-based dual-channel pipeline and a RoBERTa-based tri-channel pipeline.

    Jupyter Notebook 1

  6. PipelinedProcessor PipelinedProcessor Public

    Simulation of a 5-stage Pipelined Processor with static branch prediction in SystemVerilog, based on a custom MIPS instruction set and benchmarked the processor for a given set of tasks.

    SystemVerilog 1