Skip to content
View francislinking's full-sized avatar

Block or report francislinking

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Verilog_Experiment_CISC Verilog_Experiment_CISC Public

    it works

    Verilog 2

  2. Test Test Public

    the repository is created for test

  3. Verilog_Experiment_UART Verilog_Experiment_UART Public

    Verilog_Experiment_UART

    Verilog

  4. Verilog_Experiment_FIFO Verilog_Experiment_FIFO Public

    Verilog_Experiment_FIFO

    Verilog

  5. Verilog_Experiment_EEPROM_I2C Verilog_Experiment_EEPROM_I2C Public

    Verilog_Experiment_EEPROM_I2C

    Verilog 1

  6. Verilog_Experiment_RISC Verilog_Experiment_RISC Public

    it works

    Verilog 2