Aligned ram0x overlays in Multicore Tests and Matter samples

The cpuapp_ram0x_region has been changed in the global dtsi file in Zephyr and we need to align all dts overlay entries to that change. Signed-off-by: Arkadiusz Balys <[email protected]>
nrfconnect · Nov 26, 2024 · 7cf5059 · 7cf5059
1 parent 64004f2
commit 7cf5059
Show file tree

Hide file tree

Showing 3 changed files with 7 additions and 7 deletions.
diff --git a/samples/matter/common/dts/nrf54h20/nrf54h20_ram_allocation.dtsi b/samples/matter/common/dts/nrf54h20/nrf54h20_ram_allocation.dtsi
@@ -10,9 +10,9 @@
 
 &cpuapp_ram0x_region{
 	status = "okay";
-	reg = <0x2f010000 DT_SIZE_K(512)>;
-	ranges = <0x0 0x2f010000 0x6e000>;
+	reg = <0x2f011000 DT_SIZE_K(516)>;
+	ranges = <0x0 0x2f011000 0x6e000>;
 	cpuapp_data: memory@1000 {
-		reg = <0x1000 DT_SIZE_K(508)>;
+		reg = <0x1000 DT_SIZE_K(512)>;
 	};
 };
diff --git a/tests/benchmarks/multicore/idle/boards/nrf54h20dk_nrf54h20_cpuapp_ram_high_usage.overlay b/tests/benchmarks/multicore/idle/boards/nrf54h20dk_nrf54h20_cpuapp_ram_high_usage.overlay
@@ -5,8 +5,8 @@
  */
 
 &cpuapp_ram0x_region {
-    reg = <0x2f010000 0x91000>;
-    ranges = <0x0 0x2f010000 0x91000>;
+    reg = <0x2f011000 0x91000>;
+    ranges = <0x0 0x2f011000 0x91000>;
 };
 
 &cpuapp_data {

diff --git a/tests/benchmarks/multicore/idle/boards/nrf54h20dk_nrf54h20_cpuapp_ram_low_usage.overlay b/tests/benchmarks/multicore/idle/boards/nrf54h20dk_nrf54h20_cpuapp_ram_low_usage.overlay
@@ -5,8 +5,8 @@
  */
 
 &cpuapp_ram0x_region {
-    reg = <0x2f010000 0x21000>;
-    ranges = <0x0 0x2f010000 0x21000>;
+    reg = <0x2f011000 0x21000>;
+    ranges = <0x0 0x2f011000 0x21000>;
 };
 
 &cpuapp_data {